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ANALOG VOLTAGE TO DUTY CYCLE GENERATOR 
PROGRESS SUMMARY 
System Funct ional  Tests were made a t  Jet Propulsion Laboratory 
from January 12  through January 14, 1966. These tests ind ica ted  b a s i c  
system f e a s i b i l i t y  and r e su l t ed  i n  l i n e  and load regula t ion  da ta  which 
was wi th in  expected l i m i t s .  Some compatabi l i ty  problems were noted and 
either completely o r  p a r t i a l l y  corrected.  The problems which were 
p a r t i a l l y  cor rec ted  have been s tudied  and appropr ia te  redesign s t e p s  
taken . 
During t h i s  design and evaluat ion phase of t h e  program an  unre la ted  
product development a t  Westinghouse has r e su l t ed  i n  a production process 
f o r  tantalum r e s i s t o r s .  This process can e a s i l y  be extended t o  produce 
tantalum capac i to r s  a s  w e l l .  These components provide much g r e a t e r  
design f l e x i b i l i t y  and prompted re-evaluat ion of our design approach. 
The r e s u l t s  of t h i s  s tudy were presented t o  Jet  Propulsion Laboratory 
i n  a "SUmmary of Design A L t e r n a L i v ~ ~  1;: tf;, " T T n l t a t w  - t o  Dutv 
Cycle Generator" which is  reproduced wi th in  t h i s  r epor t .  References 
d iscuss ing  t h e  capac i to r  process were a l s o  provided, and a r e  contained 
here in .  
Design e f f o r t  w i l l  continue on both bas i c  approachs u n t i l  t h e  t h i n  
f i l m  components have been proven. This w i l l  not involve a s i g n i f i c a n t  
i nc rease  i n  e f f o r t  u n t i l  t he  mask making phase, by which t i m e  t h e  t h i n  
f i l m  components should be f u l l y  evaluated. 
A program schedule has been generated which includes eva lua t ion  of 
the a l t e r n a t i v e  approachs and should be use fu l  i n  qyickly determining 
program s t a t u s  a t  any t i m e .  
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Summary of Design Al t e rna t ives  fo r  t h e  Analog Voltage t o  Duty Cycle Generator 
, THIN FILM RESISTORS 
During t h e  past  s i x  months, Westinghouse has.developed a production 
process . for  t h i n  f i l m  tantalum r e s i s t o r s .  
on t h e  WS 254 product. These r e s i s t o r s  could be used t o  advantage i n  
seve ra l  d i v i d e r  networks i n  t h e  present design of t h e  Duty Cycle Generator. 
They may be trimmed by l a rge  cur ren t  p u l s e s  r a t h e r  than s e l e c t i v e  bonding 
a s  present ly  planned. The s e l e c t i v e  bonding approach r equ i r e s  t h a t  t h e  
in t eg ra t ed  r e s i s t o r  be broken i n t o  a s u f f i c i e n t  number of s t e p s  t o  provide 
the  required r e so lu t ion .  I n  t h e  case of t h e  d i v i d e r  r a t i o  which sets t h e  
re ference  supply,  t h e  -5% to le rance  a s soc ia t ed  wi th  t h e  r e fe rence  element 
m u s t  be trimmed out  b y . s e l e c t i v e  bonding t o  0.01%. 
t h i s  would require .500 sepa ra t e  taps ,  but may be achieved by two r e s i s t o r s  
i n  cascade wi th  20 and 25 taps. However, a t  b e s t ,  t h e  approach i s  awkward 
and r equ i r e s  a l a r g e  geometry, In  t h e  t h i n  f i l m  approach, t h e  approximate 
r e s i s t o r  r a t i o s  may be determined a f t e r  semtconductor d l t r u s i o n s  a r e  
complete and. fu r the r  trimming achieved by puls ing  t h e  r e s i s t o r s  wi th  s u f f i c i e n t  
cu r ren t  t o  f u r t h e r  oxide t h e i r  sur face  and inc rease  r e s i s t ance .  
This process is  now being used 
+ 
On a s i n g l e  r e s i s t o r  
+ 
t aken  up by t h e  temperature c o e f f i c i e n t  of t h e  resistors. This could also 
be g r e a t l y  improved i n  t h e  present design by the use  of tantalum r e s i s t o r s  
f o r  t h e  RC networks. 
would be r e a l i z e d  
Present ly ,  most of t h e  frequency to l e rance  on t h e  time base (-5%) is 
If an analog approach were used t h e  same advantage 
. 
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ANALOG RAMP GENERATOR 
, 
Our o r i g i n a l  system proposal considered and r e j e c t e d  t h e  analog 
approach t o  ramp generat ion on the b a s i s  t h a t  w e  could not i n t e g r a t e  
capac i to r s  l a rge r  than about 100 pf with a reasonable  y i e ld .  
experience with tantalum r e s i s t o r s  and recent  capac i to r  research  has 
convinced us that our micro-circui t  f l e x i b i l i t y  could be g r e a t l y  improved 
without compromising r e l i a b i l i t y  by using hybrid technology. 
t h i s  technology would not  be hybrid i n  the  sense that s e v e r a l  s epa ra t e  
chips  o r  t h i n  f i l m  s u b s t r a t e s  must be interconnectbd by bonding. 
would merely be another  process s t e p  added t o  theimany a l ready  required 
t o  produce a f u l l y  in t eg ra t ed  c i r c u i t .  Therefore,  the r e l i a b i l i t y  of a 
monolithic system i s  preserved w h i l e  using the  a d d i t i o n a l  f l e x i b i l i t y  of 
a hybrid system. A block diagram of  t h e  complete system using an analog , 
ramp generator  is  shown i n  Figure 1. The t r a n s f e r  func t ion  of  t h e  b i s t a b l e  
level de t ec to r  i s  shown i n  Figure 2. The input  t o  t h e  i n t e g r a t o r  i s  
referenced t o  +5 v o l t s  and the re fo re  i t s  output  w i l l  fol low t h e  path 
ind ica t ed  by t h e  arrows i n  Figure 2.  
O u r  
Generally 
It 
~. 
The abso lu te  vo l t age  values  of t h e  
. ,  L L-- LL-  - - E  _--_--  -._--.I--  *L-. - .  
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d r i f t  i n  t he  ope ra t iona l  ampl i f ie r  does not  a f f e c t  t h e  system accuracy. 
A t iming and log ic  diagram is shown i n  Figure 3. The radnp has  , 
a c t u a l l y  been replaced by a Triangular  Function Generator per t h e  
schematic of Figure 4. 
c u r r e n t  gain of the ope ra t iona l  ampl i f ie r  used as t h e  i n t e g r a t o r .  
Current  i n t o  the summing point  must be balanced by cu r ren t  charging 
the i n t e g r a t i n g  capac i to r  and cur ren t  i n t o  t h e  ampl i f i e r .  Current i n t o  
t h e  ampl i f i e r  is constant  except f o r  t h e  amount required t o  move t h e  
ampl i f i e r  output f 2 volts. I f  t h e  D.C. vo l t age  gain of t h e  ampl i f i e r  is 
set  t o  1000 with a f ixed  feedback r e s i s t o r  (a l so  requi red  f o r  D. C. bias) 
Linear i ty  of t h i s  generator  is assured by t h e  
- 
t h e  maximum d i f f e r e n t i a l  cur ren t  i n t o  t h e  feedback resistor would be 
loo3 of t h e  charge cur ren t .  
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ANALOG RAMP GENERATOR ( continued) 0 
D i f f e r e n t i a l  cu r ren t  i n t o  the  input  pair  i s  even a small par t  of 
t h i s  s ince  they are being used i n  a Darlington conf igura t ion  ( i n  t h e  
nano-amp region) .  
than 0.2%. 
i n t o  the  e x i s t i n g  system. The ove ra l l  duty cyc le  non l inea r i ty  ( including 
d i f f e rence  ampl i f i e r )  was measured a t  20.32%. 
with in  t h e l i m i t s  
necessary t o  meet o v e r a l l  system s p e c i f i c a t i o n s .  
Therefore,  nonl inear i ty  from t h i s  source w i l l  be l e s s ,  
The c i rcu i t  of Figure & has been breadboarded and s u b s t i t u t e d  
This performance is well 
defined i n  our F i r s t  Monthly Progress Report as 
This accuracy a l s o  may be quickly approximated by consider ing t h a t  
t h e  RC c i rcu i t  assoc ia ted  with the  ope ra t iona l  ampl i f ie r  is charging toward 
2000 v o l t s  and being reserved a f t e r  reaching 2 v o l t s .  
3 
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COMPARISON OF ANALOG AND DIGITAL SYSTEM ACCURACY 
Typical ly ,  analog systems re ly  heavi ly  on the  c h a r a c t e r i s t i c s  of a 
few components and become extremely complex when c a r r i e d  t o  accuracy 
extremes. 
but come i n t o  t h e i r  own when high degrees of accuracy a r e  required.  
crossover  point i s  usua l ly  determined by t h e  system requirements o r  device  
l imi t a t ions .  
D i g i t a l  systems inherent ly  r equ i r e  a l a r g e  number of  components, 
The 
The o v e r a l l  s e n s i t i v i t y  of the Duty Cycle Generator was determined 
on the bas i s  of acceptab le  load r egu la t ion  ( t.5%) and i s  q u i t e  i n  l i n e  
wi th  practical degrees of temperature s t a b i l i t y  ( -.25%) which is a 
device l imi t a t ion .  The reference element and d i f f e r e n t i a l  ampl i f i e r  
input  p a i r  determine t o  bas i c  temperature s t a b i l i t y  of t h e  system. 
C i r c u i t  complexity and accuracy of t h e  remaining blocks must be j u s t i f i e d  
by comparison with these  elements. 
+ 
Matching of  t h e  ladder  r e s i s t o r s  i s  l imi ted  by device technology and 
was estimated a t  2 0.3%. 
modified f a b r i c a t i o n  approaches. However, i f  th i s  were done, t h e  accuracy 
of t he  ladder suppl ies  would have t o  be improved by f u r t h e r  complexity to 
match t h e  new l eve l s  of accuracy. Ult imately,  t h e  accuracy of t h e  d i g i t a l  
ramp would probably exceed t h a t  of the analog t r i a n g l e ,  but  f u r t h e r  
refinement does not  seem j u s t i f i e d  based on system requirements and block 
c a p a b i l i t i e s .  
This l imi t a t ion  might be improved by s l i g h t l y  
I n  order  t o  maximize design f l e x i b i l i t y ,  t h e  combined e f f e c t  of 
s e n s i t i v i t y  and l i n e a r i t y  were l imited by Jet Propulsion Laboratory t o  
-2 3%. 
between 20.1% and 0.5% each. 
is  i n  l i n e  with fundamental technology l imi t a t ions .  
This t o l e rance  i s  spread among several con t r ibu t ing  f a c t o r s  
This would i n d i c a t e  t h a t  design complexity 
The Triangular  Function Generator has been designed t o  meet the 
present  l i n e a r i t y  s p e c i f i c a t i o n  of t h e  D i g i t a l  Ramp Generator. 
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COMPARISON OF ANALOG AND DIGITAL SYSTEM ACCURACY (continued) 
A summary of a l l  comparisons made i n  t h i s  s e c t i o n  a r e  l i s t e d  i n  
Table 3. 
t he  a u x i l i a r y  power supply vol tage which has an  accuracy of 
This to le rance  i s  determined by the same cons idera t ions  which determine 
the  threshold accuracy of t he  Bis tab le  Level Detector  i n  t h e  analog 
system. L inea r i ty  of t h e  d i g i t a l  ramp is r e l a t e d  t o  t h e  ladder  r a t i o s  
( ? 0.3%) p l u s  t he  load regula t ion  of the  a u x i l i a r y  suppl ies  ( ? .4%). 
Linea r i ty  of t h e  t r i a n g l e  generator i s  r e l a t e d  t o  t h e  opera t iona l  
ampl i f ie r  a s  discussed e a r l i e r  and w i l l  be b e t t e r  than 
f u r t h e r  modif icat ion i t  would appear t h a t  t he  accuracy of t he  two 
approaches a r e  q u i t e  comparable. 
I n  t h e  d i g i t a l  approach, s e n s i t i v i t y  i s  d i r e c t l y  r e l a t e d  t o  
0.3%. 
0.5%. Without 
I n  t h i s  system, component count f o r  equal accurac ies  favors  t h e  
analog approach a s  ind ica ted  i n  Table 1. However, cons idera t ion  must  
be given t o  the  types and r e l i a b i l i t y  of t h e  components h v o l v e d .  It 
tu rns  out  here t h a t  a l l  of t h e  components except capac i to r s  a r e  q u i t e  
comparable i n  r e l i a b i l i t y  (including diodes versus  t r a n s i s t o r s )  except 
t h e  capac i tors .  
pr ime f a c t o r  i n  t h e  y i e l d  and r e l i a b i l i t y  of the b i n a r i e s  a s  would the 
t a n t a l u m  canacitor i n  t h e  analog svstem. However. t h e  tantalum capac i to r  
w i l l  be on a sepa ra t e  ch ip  (or fabr ica ted  sepa ra t e ly  on a s i n g l e  chip) 
and may be selected from seve ra l  u n i t s  i f  necessary.  I n  f a c t ,  if t h e  
capac i to r  were t o  be moved outs ide  t h e  package, it would requi're l e s s  
space than the  shaping network contemplated f o r  t h e  d i f f e rence  ampl i f i e r  
(0.05fiF) . 
The TEOS capac i tor  used i n  t h e  b i n a r i e s  would be a 
A s  shown i n  Table 2 ,  t he  d i g i t a l  approach r equ i r e s  2 wat t s  of power 
d i s s i p a t i a n  even a f t e r  redesign of t h e  b i n a r i e s ,  while  t h e  analog approach 
r e q u i r e s  1.3 watts. 
would probably not be advisable  from load r egu la t ion  cons idera t ion .  
bo th  systems device  d i s s i p a t i o n  w i l l  be somewhat a func t ion  of duty cyc le  
( f l O % )  and would cause d r i f t  i n  t h e  re ference  element i f  used in f r e e  air. 
1.3 w a t t s  would allow opera t ion  i n  f r e e  a i r ,  but 
In  
5 
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COMPARISON OF ANALOG AND DIGITAL SYSTEM,ACCURACY (continued) 
Chat ter  i n  the duty cyc le  i s  p resen t ly  caused and/or magnified by 
the  prese ice  of high frequency spikes i n  t h e  ampl i f i e r  and on t h e  ramp, 
These sp ikes  may be reduced by various methods of ground, power supply 
i s o l a t i o n  and sh ie ld ing ,  but w i l l  remain a source of p o t e n t i a l  problem 
i n  t h e  d i g i t a l  system. 
A t  t h i s  po in t ,  i t  i s  not  c l e a r  whether swi tc ing  t r a n s i e n t s  wi th in  
t h e  regula tor  i t s e l f  w i l l  be adequately ignored by t h e  Duty Cycle 
Generator but t h i s  problem would remain wi th  e i t h e r  t h e  analog o r  d i g i t a l  
ramp. 
l i m i t  t h e  output t o  one pulse  per cyc le  (lock-out).  
of t h e  ampl i f ie r  f o r  loop  s t a b i l i z a t i o n  is  l imi ted  by increased s e n s i t i v i t y  
t o  high frequency sp ikes  ( i n  t h e  case  of lead networks). Fa l se  t r i g g e r i n g  
o f . t h e  output log ic  w i l l  be corrected i n  e i t h e r  system by emitter fol lower 
decoupling of t h e  2.5kc binary.  
This problem could perhaps be solved by a c i r c u i t  which would 
Frequency stqaping 
I n  t h e  d i g i t a l  system, a minimum of two chips  a r e  needed, consider ing 
only t h e  process d i f f e rences  required f o r  high speed d i g i t a l  t r a n s i s t o r s  
and high be ta  analog u n i t s .  Yield requirements may i nc rease  t h e  number. 
The analog system requ i r e s  a minimum of one chip,  but will be more 
p r a c t i c a l  from t h e  f a b r i c a t i o n  point of view, i f  a t  l e a s t  two a r e  used. 
Again, y i e l d  requirements may increase t h i s  number. 
d i f f e r e n c e  i n  t h e  number of jumper bonds since they would be used pr imar i ly  
between func t iona l  blocks when necessary. 
There is very l i t t l e  
6 
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FUTURE SCHEDULE 
Figure 9 i s  a reduct ion  of our program schedule which w i l l  be 
updated weekly with percent completion t abu la t ions .  The schedule has 
been designed around the manpower c u r r e n t l y  a v a i l a b l e  and i n  a n t i c i p a t i o n  
of normal problems, U s e  of an  "Insta-Circui t ' '  prototype phase should 
in su re  t h a t  t i m e  spent  i n  t h e  monolithic block layout and mask making 
phase w i l l  be on a proven in t eg ra t ed  c i r c u i t  design. In s t a -C i rcu i t  
i s  a s i n g l e  d i e  conta in ing  an a r ray  of i n t eg ra t ed  components, which 
may be interconnected by b a l l  bonding contac t  pads and aluminum s t r i p s .  
A b r i e f  d e s c r i p t i o n  of t h e s e  u n i t s  has been included i n  Figures 5 
through 8. 
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COMPARATIVE PAmS COUNT 
Blocks a s soc ia t ed  wi th  
DIGITAL APPROACH only 
Time Base 
Binary Counter 
Ladder 
Ladder Suppl ies  
DESCRIPTION Capacitor T r a n s i s t o r s  Diodes R e s i s t o r s  TOTAL 
2 2 
18 18 98 
16 . 6 
4 
72 
57 
12 
ANALOG & DIGITAL 
Blocks 
Dif fe rence  Amplif ier  
Reference Supply 
output  Logic 
6 ; .  Comparator 
ANALOG only Blocks , 
Tr iang le  Gen. 
2.5 kc Binary 
DIGITAL TOTAL 
- 
ANALOG TOTAL 
DIFFERENCE 
145 - 305 20 42 98 
3 12 4 22 
. 2 .  4 - 5  7 
4 3 7 
4 6 6 '  
5 24 18 42 - 89 
2 19 7 28 
2 2 12 8 
4 2 1  19 36 = 80 
25 66 116 187 - 394 
9 45  37 78 - 169 
109 - 225 I 16 2 1  79 
57% Reduction i n  P a r t s  Count 
7 .-'. TABLBp1 @ MOUCULAR ELECTRONIC DIVISION ' ** Weet Coaet: Department 
-. 
b 
Weetinghouee 
POWER REQUIREMENTS 
DIGITAL ONLY 
TIME BASE 15 ma 
BINARY COUNTER * 20 new design 
LADDER 0 old deeign = 60 
LADDER SUPPLIES 20 
55 
-
ANALOG AND DIGITAL 
DIFFERENCE AMPLIFIER 15 
REFERENCE SUPLLY 25 
COMPARATOR 2 
6 OUTPUT m1c -
48 
ANATAG ONLY -
TRIANGLE GENERATOR 15 
2.5 kc BINARY - 2 
17 
DIGITAL TOTAL 
A"; TOTAL 
DIFFERENCE 
103 = 2.06 watts 
65 = 1.30 watts 
38 = 37% reduction 
- 
. .  
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I COMPARISON OF ANALOG AND DIGITAL SYSTEMS 
FACTOR DIGITAL APPROACH ANALOG APPROACH 
ACCURACY: .. 
Linear i ty  20.3% ladder matching 
20.4% P.S. r egu la t ion  
t o .  3% S e n s i t i v i t y  
Power Dissipat ion 2.0 w a t t s  
HIGH FREQUENCY SPIKES: 
Ramp Fas ter  switching 
Amplifier Separation Power Supply 
Signa 1 Lock-out etc . 
Frequency Shaping - Limited by no i se  r e j e c t i o n  
Complexity Analog system requ i r e s  60% 
Number of Chips 2 processes 
f - 0.5% 
+ - 0.3% 
1.3 watts 
None required 
None required 
Lock-out etc. 
Open loop r o l l o f f  
fewer component s 
1 process 
.. 
-. 
b 
: 
t t 
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INPUT VOLTAGE 
BISTABLE LEVEL DETECTOR 
TRANSFER FUNCTION 
FIG. 2 
? 
r 
LEVEL DETECTOR 
OUTPUT 
i 
+7 v. 
DIFFERENCE AMP. 
FUNCTION GEN, 
OUTPUT 
+3 V? 
COMPARATOR 
OUTPUT 
C 50% 50% ' .  >SO% 
2nSKC BINARY 
OFF 
SAT 
OUTPUT NO. 1 
OFF 
SAT 
OUTPUT NO. 2 . .  
OUTPUT NO. 1 
AM) NO. 2 
(Control Pin 
Shorted) 
TIMING AND LOGIC DIAGRAM 
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Insta-Circuit Sect ion 
Westinghouse  
WESTINGHOUSE ELECTRIC CORPORATION 
MOLECULAR ELECTRONICS DIVISION 
PRELIMINARY SPECIFICATION 
INSTA-CIRCUIT - WS177Q, WS177T 
MONOLITHIC SILICON BREADBOARD 
T h e  WS177 is  a s i l i c o n  m o n o l i t h i c  
c i r c u i t  d i e  mounted i n  an unlidded 
1/4" x 1/4" 14-lead f l a t  pack or 
10-pin TO-5 header. The device i s  
intended for  use i n  s i i i c o n  bread- 
boarding applications and i s  designed 
t o  provide a f a s t ,  economical method 
of e v a l u a t i n g .  f e a s i b i l i t y  of custom 
in t eg ra t ed  c i rcui t .  T h e  "Insta-  
C i r c u i t "  concept reduces des ign  t i m e  
t o  a m a t t e r  of hours,  minimizes  d i f f i -  
c u l t  j u m p e r  bonds, and permits free- 
dom of design changes. 
. 
. 
EQUIVALENT CIRCUIT 
I R 1  R2  R 3  R 4  R5 R6 R7 R 8  R9 R l O R I l  D1 ~ l 2 R U R 1 4 R l 5 ~ l 6 ~ U 7 ~ l 8 R 1 9 ~ ~ 2 1  R 2 2  
Q5 . Q6 
D 2  D3. D 4  
R 2 3  R24 RZR2jRZ/R28R29R30R31R3R33 D5 R%FG5R36R%Iu8R39R4OR41R42R43 R44  
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APPLICATIONS D I C E  SPECIFICATIONS 
Amp 1 i f  i er s Length: 124 m i l s  
O s c  i l l a t  o r s  Width: 86 m i l s  
Level Detec tors  Max. D i s .  : 250 mw 
Regulators 
Voltage Comparators 
Demodulators 
D i g i t a l  Logic 
(slow-medium speed) 
DESIGN AND USE 
I n s t a - C i r c u i t s  a r e  monolithic dice conta in ing  a l l  t h e  cbfnponents 
of i n t e g r a t e d  mic roc i r cu i t s .  T h e  aluminum i n t e r c o n n e e  p a t t e r n  
is  so  arranged w i t h  i t s  cons t an t  one m i l  s e p a r a t i o n ,  t h a t  a s imple 
b a l l  or wedge bond acts  as a s h o r t i n g  bar t o  complete t h e  c i r c u i t .  
Af t e r  t h e  bond i s  made, removal of the excess  p i g t a i l  i n  no way 
impairs t h e  s o l i d i t y  of t h e  bond i t s e l f .  (See Fig .  1). 
The b a s i c  d i e  c o n s i s t s  of four groups of d i f f u s e d  s i l i c o n  resistors, 
e i g h t  p l ana r  t ransis tors  and f i v e  zener diodes.  
Each set  of r e s i s t o r s  ranges from 100 ohms t o  20K ohms i n  a 8-4-2-1 
coded r e l a t i o n s h i p ,  allowing formation of any r e s i s t a n c e  va lue  from 
100 ohms t o  46K ohms i n  100 o h m  increments by a series connection. 
P a r a l l e l  combinations can provide numerous o t h e r  r e s i s t o r  va lues .  
Absolute va lues  of each ind iv idua l  r e s i s t o r  i s  less than  f 20% w i t h  
temperature  c o e f f i c i e n t s  of approximately + 2000 P.P.M. Tracking 
between two resistors over the normal temperature range is  approxi- 
mately 0.2%. . 
I n s t a - C i r c u i t s  are supplied i n  open packages along wi th  t h e i r  l i d s  
and s o l d e r  preforms. 
h o t  p l a t e  if a commercial sealer i s  not  a v a i l a b l e .  P r i o r  t o  s e a l ,  
it i s  adv i sab le  t o  thoroughly c l e a n  t h e  d i e  wi th  a l coho l  or similar 
c l eans ing  agent  and bake i n  an  i n e r t  gas  atmosphere a t  2OO0C f o r  
approximately e i g h t  hours.  
I t  is f u r t h e r  recommended t h a t  open package u n i t s  be he ld  i n  a 
d e s i c c a t o r  u n t i l  sea led .  
a 
Lid sea l ing  may be accomplished on a simple 
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COMPONENT CHARACTERISTICS 
RESISTORS ( 2 5 ° C )  
R 1 ,  R 2 2 ,  R 2 3 ,  R 4 4  
R 2 ,  R 2 1 ,  R 2 4 ,  R 4 3  
R 3 ,  R 2 0 ,  R 2 5 ,  R 4 2  
R 4 ,  R 1 9 ,  R 2 6 ,  R 4 1  
R 5 ,  R 1 8 ,  R 2 7 ,  R 4 0  
R 6 ,  R 1 7 ,  R 2 8 ,  R 3 9  
R 7 ,  R 1 6 ,  R 2 9 ,  R 3 8  
R 8 ,  R 1 5 ,  R 3 0 ,  R 3 7  
R 9 ,  R 1 4 ,  R 3 1 ,  R 3 6  
R10, R 1 3 ,  R 3 2 ,  R 3 5  
R l l ,  R 1 2 ,  R 3 3 ,  R 3 4  
50-4 
l o o r e  
200A 
4 0 0 a  
800A 
2000f i  
4000A 
8000n 
10, O O O A  
20 ,  O O O A  
i o o o n  
tapped a t  2 0 h  ?. 20% k 5% match 
2 20% f 5% match 
I 1  I 1  
I 1  I 1  
II II 
11 I 1  
I 1  I 1  
I 1  I 1  
I 1  I 1  
I 1  I 1  
I 1  I 1  
TRANSISTORS (25OC)  
Q1 t o  Q8 NPN E p i t a x i a l  P lanar  Type ( n o n - g o l d  d o p e d )  
B e t a  40-120 
BVCEO) 3 0 V  
BvCBO 7 6 0 B  
BVEBO 8 . 2 V  f 5% 
VCE (SAT) 0 . 2 5 V  
COB 4 3 P f  
FT 2 2 0 0  Mhz 
PNP Parasi t ic  B e t a  0.05 T y p  
1, = m, VCE 5v 
IC = Ib  = 0.5m 
DIODES (25OC)  
D 1 ,  D 5  5 . 8 V  Z e n e r  D i o d e  t o  Substrate f 5% . 
D 2 ,  D 3  5 . 8 V  Z e n e r  D i o d e ,  f l o a t i n g  k 5% 
D 4  8 . 2 V  Z e n e r  D i o d e ,  f l oa t ing  f 5% 
TESTING ' 
B e c a u s e  of the impract icabi l i ty  of i n d i v i d u a l l y  t e s t i n g  each 
of the  6 1  components on the " I n s t a - C i r c u i t "  d i e ,  a simple probe 
tes t  was found necessary. 
v a l u e  and a l o w  value r e s i s to r  for  t he i r  absolute va lues ,  the  
breakdown voltage of one zener d iode ,  and t h e  complete beta and 
breakdown characterist ics of t w o  t rans is tors .  A l t h o u g h  1000/, 
t e s t i n g  i s  n o t  performed, t h i s  t e s t  method does assure a high 
degree of confidence i n  the q u a l i t y  of t h e  un te s t ed  components. 
T h e  t es t  consists of measuring a high . 
i 
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1-bond with pig- ta i l  
Fiq. 1 (A) 
P i g - t a i l  removed 
' 
Fig. 1 (B)  
. 
ILLUSTRATION OF BALL-BOND AS SHORTING BAR 
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% Beta/& 
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60 
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WS177 TRANSISTOR BETA vs COLLECTOR CURRENT AT 2S0C 
Temp 
WS177 TRANSISTOR BETA VS TEMPERATURE AT I, = lMA 
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. :  
7 P F  
6 PF 
5 P F  
Cap 'I. PF 
3 PF 
I P F  
20K RESISTOR CAPACIW TO N TUB vs REVERSE BIAS AT 25OC 0 .  
. 
t 
9 
USE OF WS177 8-4-2-1 CODED 
RESISTORS. 
1 1 ~  = 1 0 ~  + 1 ~  ( S e r i e s )  
6K = 4K + 2K ( s e r i e s )  
20K = 20K 
200 = 200 
6.7K = 
130 = 130 
2.2K = 2K + 200 ( S e r i e s  
20K + 10K ' ( P a r a l l e l )  
R e s i s t o r  N tubs reverse biased 
to +Vcc, substrate biased to - V, 
WS177 D I E  I N  Q PACK COMPLETED CIRCUIT USING 
' i i ~ ~ ~ ~ ~ - ~ ~ ~ ~ ~ ~ ~ "  TECHNIQUE 
EVOLUTION OF INSTA-CIRCUIT FROM, SCHEMATIC TO PROTOTYPE DEYICE 
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